What languge is this written in? It looks more like pseudo code.
Besides that if you want to code this algorithm in Verilog first understand the hardware you want i.e. number of pipeline stages, and architecture of the design. If you have that anyone who can write synthesizable Verilog could code it.