Bjtpower_magic
Full Member level 1
- Joined
- May 28, 2020
- Messages
- 98
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 6
- Activity points
- 876
Typical Gate to Drain Charge (nC) | 25 | 14 |
Typical Input Capacitance @ Vds (pF) | 1812@25V | 2230@25V |
Typical Turn-On Delay Time (ns) | 13 | 8.3 |
Typical Turn-Off Delay Time (ns) | 40 | 24 |
Typical Fall Time (ns) | 57 | 20 |
Typical Rise Time (ns) | 97 | 37 |
Hi,
Which tr and tf are you cosnidering.
Gate driver has different values and Mosfet has different values.
Which needs to consider?
Also you only considered Qgd and not Qgs which is also important, What do you think?
My Switching frequency is 135KHZ, Total cycle time=7.4uS, Max Turn on Time: 3.7uS?
does it help for pre analysis for gate current ?
--- Updated ---
What you do with those equations is up to you. There's (at least) two options:Which tr and tf are you cosnidering.
Gate driver has different values and Mosfet has different values.
Which needs to consider?
To a first order, Qgs does not affect rise and fall times on the drain. It does affect rise/fall/delay times on the gate though.Also you only considered Qgd and not Qgs which is also important, What do you think?
IRFZ44VPbF | IRF60B217 | |
Typical Fall Time (ns) | 57 | 20 |
IRFZ44VPbF | IRF60B217 | |
V_gate_drive (V) | 10 | 10 |
V_GS (V) | 5.5V (chart) | 5.0V (chart) |
total drive impedance (Ohms) | 9.1 | 2.7 |
VDD(V) | 30 | 30 |
I_D (A) | 51 | 36 |
What is a factor of 4 off?IRF60:
Miller charge (Q_GD during t_f) = 14nC; according Fig8: 26nC - 12nC = 14nC --> perfect match
C_oss = 230nF (energy related)
fall time t_f = 20ns
Gate current = Q/t = 14nC/20nF = 0.7A ... this sounds more plausible.
(it´s a factor of about 4 off!)
I don't think you made any mistakes, but I don't think this analysis is giving the OP the answer they want (my point is there is no magic equation for designing this stuff, unless the designer specifies something else first).* maybe I did get something wrong ...
Yes thanks for pointing out the big difference in the gate resistance used for the tr/tf measurement, that is peculiar. It's likely that if the FETs were measured in the same test fixture the tr/tf values would be much closer. Just goes to show how arbitrary some of these specs are...* or there is an error (or some information missing) in the datasheet. For me the 2.7 Ohms is a bit low as total drive impedance. Maybe the digits are swapped: 7.2 Ohms makes more sense.
My bad. It`s 0.7A vs 1.85 A. So indeed a factor of 2.6. SorryWhat is a factor of 4 off?
Hi Klaus,Hi,
rather good informations here.
But IF you want to get a deeper understanding in how to drive MOSFETs I recommend to read some Design notes and Appliaction notes. Almost every MOSFET or MOSFET_Driver manufacturer provides them.
****
The problem is rather complex. Wiring, PCB layout, GND plane, bypass capacitors .. everything plays a role.
I don't want to confuse you with details, so - in case - you may stop reading here ;-)
In post #1 you wrote:
So it seems the rise rate of the IRF60 is 3 times faster. But this is not true, because the values are obtained under different conditions:
IRFZ44VPbF IRF60B217 Typical Fall Time (ns) 57 20
Fortunately the voltage thresholds for the timing measurements are identical (10%, 90%) for both MOSFETs.
IRFZ44VPbF IRF60B217 V_gate_drive (V) 10 10 V_GS (V) 5.5V (chart) 5.0V (chart) total drive impedance (Ohms) 9.1 2.7 VDD(V) 30 30 I_D (A) 51 36
If we take these values into account then the gate current is about:
I_G = (V_gate_drive - V_GS) / impedance.
Then we get about: 0.49 A for the IRFZ44 and 1.85A for the IRF60.
You see this are really different gate drive conditions.
But wait,now I´m worried: If this is true, then when you drive the IRF60... with the same current than the IRFZ44 then the fall time is considered to be 75.5ns. This means it is slower than the IRFZ44. There must be a mistake!
So we verify the numbers according gate charge:
IRFZ44:
Miller charge (Q_GD during t_f) = 25nC; according Fig6: 35nC - 13nC = 22nC --> let´say both values match
C_oss = 393nF
fall time t_f = 57ns
Gate current = Q/t = 25nC/57nF = 0.43A ... let´s assume this is O.K.
IRF60:
Miller charge (Q_GD during t_f) = 14nC; according Fig8: 26nC - 12nC = 14nC --> perfect match
C_oss = 230nF (energy related)
fall time t_f = 20ns
Gate current = Q/t = 14nC/20nF = 0.7A ... this sounds more plausible.
(it´s a factor of about 4 off!)
So my conclusion:
* maybe I did get something wrong ...
* or there is an error (or some information missing) in the datasheet. For me the 2.7 Ohms is a bit low as total drive impedance. Maybe the digits are swapped: 7.2 Ohms makes more sense.
--> I guess there is in issue with the gate drive informations in the datasheet.
Klaus
...Can you please help relationship with other important parameters, some equations?
I would like to Understand/Learn the relation of other parameters like gate charge, Capacitance? How it will impact on design? Any co relation of this parameters?
Series resistor between UCC3809 to Mosfet gate is 4.7 OHMHi,
Now i have done some practical experiment and have some results.
We have UCC3809 and Mosfet IRFZ44.
VDD for UCC3809:10.6V
Drain Voltage or Input Voltage: 24V
Frequency: 130KHZ
Condition: No Load.
I cannot understand this is right behavior? This waveform captured across Gate to Source (Across Mosfet Pin).
What to verify in this?
Hi,There it will sit until the drain has fully swung,
then continue to charge the rest of Cgs, Cgb.
Hi,
I think it has already charged Cgs, during miller plateu where Gate voltage and Drain voltage about to equal or less than Gate voltage then Cgd comes into play and during that time, it charge Cgd.
I wonder is this behavior acceptable as shown in Scope image? How one can be sure is it fine to go ahead?
Looks normal to me.wonder is this behavior acceptable as shown in Scope image?
Hi,Looks normal to me.
The gate voltage initially rises due to the gate drive current charging the normal gate capacitance until the drain starts to turn on at T1 to T2
This causes added gate charge from the Miller capacitance, which stops the gate voltage increase due to the finite gate drive current.
When the drain has finished changing state at T3, the normal gate capacitance continues to be charged until the full gate voltage is reached at T4.
So the MOSFET source fall-time is approximately from T2 to T3.
Make sense?
Hi,a ~ 70nS turn on plateau is fairly accpetable, what does the turn off look like ? what gate R's are you using ?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?