Modeling Jitter in PLL-based Frequency Synthesizers

Status
Not open for further replies.

mustangyhz

Member level 5
Joined
Nov 18, 2008
Messages
87
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,978
Does anybody download "Modeling Jitter in PLL-based Frequency Synthesizers" from www.designers-guide.org and test it in cadence?
How to simulate it? can you send me the project in cadence? thanks!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…