How is clock generated for a verilog simulation model with jitter. Any papers or books will be useful.
Is there a standard way to do this?
How frequently are such clock models used?
At the simulation level I dont think you would need to take into consideration the clock jitter. May I know exactly what are you trying to do by giving this information to your simulator.