davorin
Advanced Member level 3
- Joined
- Jun 7, 2003
- Messages
- 901
- Helped
- 11
- Reputation
- 22
- Reaction score
- 4
- Trophy points
- 1,298
- Location
- Switzerland
- Activity points
- 7,349
Just installed Libero IDE 6.0 and see that it isn't possible to mix Verilog/VHDL? ANd how you can override this?
Generate seperate netlist for each VHDL module included?
Generate seperate netlist for each VHDL module included?