Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Minimum Capacitance Constraint-> why needed?

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

As for the Maximum Capacitance Constraint, it's understood...

But why the Minimum Capacitance Constraint does exist?

Thank you!
 

hi ivlsi,
min+max cap/trans, you need to set because that denote a range for tool STA to check. also, these limits to make sure have no extrapolated calculation (at least on in/out paths) , i guess that's just a recommend, not a requirement.
 

Hm... it's understood for max capacitance... But why minimum capacitance restrictions/constraints are required? Why let's say a load capacitance could not be a zero?
 

hm.... let's talk about timing table of NLDM.
- you have 2 index : input trans and output cap.
- trans and cap in table have min (ofcourse non-zero) and max value --> it's defined as range
- as you understood : max is the upper limit / min is the lower limit --> they make sure have no extrapolated calculation (at least on in/out paths)
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top