Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

min skew check

Status
Not open for further replies.

stanford

Full Member level 2
Full Member level 2
Joined
Feb 16, 2014
Messages
132
Helped
4
Reputation
8
Reaction score
6
Trophy points
1,298
Activity points
2,223
Why do we have a check for min skew? What does this help avoid?

Thanks!
 

For example: if you have zero clock skew, all flops will switch at the same time. It will cause big IR-drop.
 
Another example is "Source-Synchronous clocking". Clock signal delay can not be less than data signal delay.
 

Another example is "Source-Synchronous clocking". Clock signal delay can not be less than data signal delay.
Why do you want delay_clk > delay_data in Source-Synchronous path? Wouldn't this make the hold violation worse?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top