Min, Max, Typical violation in GLS

Status
Not open for further replies.
B

Ben_Beckman

Newbie level 5
Joined
Aug 16, 2021
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
42
What are some of the major reasons for causing timing violations while doing gate level simulation?
 

Sort by date Sort by votes
Ben_Beckman said:
What are some of the major reasons for causing timing violations while doing gate level simulation?
Click to expand...
If the design is over-clocked during GLS, you violate setup time. The hold violations are fixed at the post layout stage. So if not for the first case, you might be seeing hold violations...
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…