gvanto
Member level 1
![Member level 1](/styles/images/ranks/dlevel1.gif)
Im having a problem with something very simple (in Micro-Cap 7)
I have a simple circuit (op-amp feedback circuit).
It has input VIN1 and output node VOUT1, and simulates just fine.
When I then copy this EXACT circuit (highlight it, hold CTRL and drag away copies it), the nodes are automatically renamed (ie. VIN1 becomes VIN2, R1 is R2, etc) which is as expected.
But when I simulate the new circuit, totally different results come out!! This mind-boggles me :?:
Any help much appreciated,
gvanto
I have a simple circuit (op-amp feedback circuit).
It has input VIN1 and output node VOUT1, and simulates just fine.
When I then copy this EXACT circuit (highlight it, hold CTRL and drag away copies it), the nodes are automatically renamed (ie. VIN1 becomes VIN2, R1 is R2, etc) which is as expected.
But when I simulate the new circuit, totally different results come out!! This mind-boggles me :?:
Any help much appreciated,
gvanto