Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Metal layers abbreviation

Status
Not open for further replies.

mark85

Newbie
Newbie level 4
Joined
Jan 18, 2023
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
Hi all
Can someone explain me this metal layers abbreviation: 1P13M_1X1Xa1Ya5Y2Yy2Z
While setting the rules path in calibre, we come across this folder. I just want to know what it means and how do we know which folder to select for running DRC/LVS/PEX
 

Solution
It is named metal stack. It is described in foundry DRM (design rule manual) doc.
1P13M - 1 poly, 13 metal layers.
1X, 2Yy ... - they have different metal thickness, min widths and min spacings.
Before starting your design you should define the metal stack, that you will use. (it may come from hard IP PHY that you have bought)
It is named metal stack. It is described in foundry DRM (design rule manual) doc.
1P13M - 1 poly, 13 metal layers.
1X, 2Yy ... - they have different metal thickness, min widths and min spacings.
Before starting your design you should define the metal stack, that you will use. (it may come from hard IP PHY that you have bought)
 
Solution
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top