Memory Stitching during scan

Newbie

What do we actually stitch when we talk about memory stitching. This question arose because memory doesn't have flip-flops, so how can we stitch them in a scan chain?
Also how we deal with the stitched memories during ATPG?

You must log in or register to reply here.

Similar threads

L
parallel scan simulation failure
- Started by lusian07
- Aug 19, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
K
[SOLVED] Force logic selection during synthesis
- Started by keyboardcowboy
- Jul 30, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
F
Boundary scan insertion
- Started by fragnen
- May 9, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
Y
Q) Multiplexed scan FF
- Started by YakDamBam
- May 22, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
[SOLVED] Ignoring code during synthesis using design_compiler
- Started by daem
- Jun 1, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)

Memory Stitching during scan

Mak444

Newbie

Similar threads

Privacy & Transparency

Privacy & Transparency