[Memories] Bus TurnAround Cycle

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Visit site
Activity points
6,868
Hi all,

How to eliminate the turnaround cycles in Memories.

WiKi: turnaround cycles are number of clock cycles it takes to change access to SRAM from write to read and vice versa.

Thank you
 

I am not sure about SRAM. But memories usually have fixed relationships between sequences of commands. The maximum throughput possible will depend on how the controller is implemented.So if you want to minimize turn around cycles, come up with a good controller...
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…