Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

measure power consumption of comparator

Status
Not open for further replies.

chypp

Newbie level 3
Newbie level 3
Joined
Dec 7, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
1,304
im designing a CMOS comparator, and want to characterize the power consumption of different circuits.

1) how do we measure power consumption in a simulation for comparator? (what value do i need to tap? how to calculate?) the current varies greatly at different times.

2) ive read papers mentioning power consumption for their design (latch comparators) but they didnt elaborate. which value do people use to characterize comparator, static or dynamic power consumption?

thanks a bunch

*edited: changed power dissipation to power consumption
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top