Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

maximum frquency calculation ....

Status
Not open for further replies.

raja1982y

Newbie level 5
Newbie level 5
Joined
Aug 7, 2007
Messages
9
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Location
India
Activity points
1,354
what are different timing parameters that come into picture in "maximum frequency calculation" ?

-Rj.
 

Hi

Following parameters will come into picture :

-> propagation delay of source Flop
->Combinational delay between source Flop and destination Flop
->setup time of destination flop
->skew between flop

Regards
 

Well, agreed with wot uditkumar1983 has written. Well here is a formula if you are interested:
Fmax = 1/(Tsu+Tpd+Ttc)
Well make it simple I have not considered skew.
Where
Tsu = Setup Time of FF
Tpd = Propagation delay of the FF
Ttc = Delay of the combinational logic between the FFs.(This would be of the worst combi delay in your design)
Kr,
Avi
http://www.vlsiip.com
 

why there is not hold time in the calculation of maximum frequency? What will be the effect of skew in the maximum frequency caluculation?

-Rj.
 

Hi, I have given this answer a while ago, but I would again write(cut+paste) it here:

Hold time does not count towards the frequency of operation.
Fmax = 1/(Tsu+Tpd+Ttc)
If you look at a cmos circuit of a flip flop, then you will see that Tpd, that is propagation delay of an FF, i.e delay from Clock to Q output, is always greater than hold time. In fact it can be shown that Tpd is always Thold + something. So it 'encapsulates' the hold time. So once Tpd is considered in calculating Fmax, hold time is automatically taken care of.
If you consider a hypothetical situation where Tpd is less than hold time, then Fmax will be calcualted using thold as well. But this is not possible in a normal circuit of a flip flop.
Hence hold time is never taken into account while calculating Fmax
Hope this helps
Kr,
Aviral Mittal
http://www.vlsiip.com
 
Tmax > Tpd + Tlogic +Tsu- Skew(if positive skew)+2 X JITTER


Jitter is the temporal variation in the clock signal, and effects the Pulse width unlike the skew,Jitter needs to be consider to calculate the Tmax for worst case of Jitter where first clock pulse had its pulse width greater and the next smaller.:arrow:
 

T = Tpd + Tsu + Tcombo

F(max) = 1/T

If +ve clock skew between 2 flops then

T = Tpd + Tsu + Tcombo - Tskew
 

Hi folks,

Maximum frequency calculation is unique calculation for each ckt. we can simply define it as reciprocal of critical path (maximum) delay other than pure combinational path delay.
 

don't you think TMAX says the same thing
 

where can i get some practice problems for max frequency, set up and hold time??
 

Hi pragya.laad,

u can design your own problems and u can solve it.
remember that to solve STA problems better solve by drawing waveforms than simply using equations it avoids confusion

for some timing concepts see this post
 

Hi, I have given this answer a while ago, but I would again write(cut+paste) it here:

Hold time does not count towards the frequency of operation.
Fmax = 1/(Tsu+Tpd+Ttc)
If you look at a cmos circuit of a flip flop, then you will see that Tpd, that is propagation delay of an FF, i.e delay from Clock to Q output, is always greater than hold time. In fact it can be shown that Tpd is always Thold + something. So it 'encapsulates' the hold time. So once Tpd is considered in calculating Fmax, hold time is automatically taken care of.
If you consider a hypothetical situation where Tpd is less than hold time, then Fmax will be calcualted using thold as well. But this is not possible in a normal circuit of a flip flop.
Hence hold time is never taken into account while calculating Fmax
Hope this helps
Kr,
Aviral Mittal
index

hi..
sir I'm the begineer of vlsi design...According to Diagram i attached here..
with respect to the propagation delay.ie the minimum/maximum time(t3-t2) for the input to propagate and influence the output. the prop delay is less than holdtime(t4-t2)...is that true sir..or else the diagram shown here is wrong...

then with respect to definitions,the the time durations of setuptime(t2-t1),and others are correct know...make it clear sir..

Thanks
 

Attachments

  • clip_image001.gif
    clip_image001.gif
    9.1 KB · Views: 137

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top