Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

matlab and simulation of the decimation filter

Status
Not open for further replies.

gcj

Newbie level 1
Newbie level 1
Joined
Jun 30, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
matlab decimation filter

Hi,

I am designing a decimation filter for sigma delta ADC.
I have read some materials, and my design consists of 3-stages.
1 CIC filter, 1 CIC compensator and 1 halfband filter, with
oversampling rate 128, input bitstream (1 bit). The output will be 16bit.

I designed the filter in MATLAB, and with floating point precision,
everything works fine -- the output FFT plot and SNR is desired.

But I am confused when I use fixed-point precisions.
1. When cascading the filters, what should the wordlength, and
fraclength be in between? I guess since I use 16-bit output, I might
need more bits in between? But what's the number?

2. Is that true that in MATLAB, for each filter, I need to set
"FilterInternals" to be 'SpecifyPrecision' for each filter? If so,
what should the number of ProductWordLength, ProductFracLength,
AccumWordLength, AccumFracLength be? I think that will affect the
accuracy, as well as the number of cells used in the hardware, also
area.

3. Is my flow of design correct?
(1) MATLAB (filter toolbox) simulink simulation
(2) Quantization of the filter (fixed-point toolbox) and simulation
(3) generate HDL code (HDL coder in MATLAB)
(4) use RC to synthesize the circuit (gate level)
(5) verilog simulation (ncsim, probably?)
(6) transistor level simulation in spectre/ultrasim
I am not sure whether this flow is correct. What do you do?
Has anyone simulated the whole design in Spectre?

4. Also, what should be taken care of when generating HDL code in MATLAB? I generated a design with 7000 1-bit-full-adders, 3000 DFF's, so approximately 300,000 transistors. It seems that it is really really slow to simulate such a circuit in Spectre. Has anyone done this before? And are those numbers reasonable?

Thanks in advance.
 

hello

I am sorry, I know the post was in 2008 , about 5 years now
I am doing the same project 1 bit sigma delta ADC and I just have the same Questions u asked 5 years ago :)
If u can help me by answering ur old Questions :)

Regards,
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top