Non AMP

Mastering Design Rule Checking (DRC) for High-Quality IC Design

Thread starter Peng Yu
Start date Yesterday at 1:00 PM

Blog entry Gallery Discussion

Yesterday at 1:00 PM

#1

Peng Yu

Junior Member level 2

This thread is for the general discussion of the blog entry Mastering Design Rule Checking (DRC) for High-Quality IC Design. Please add to the discussion here.

You must log in or register to reply here.

Similar threads

Mastering Design-for-Test (DFT) Signoff in IC Design
- Started by Peng Yu
- Oct 17, 2024
- Replies: 0
Blogs Discussions
Optimizing Verification Quality in High-Performance Processor Design with Formal Methods
- Started by Peng Yu
- Jun 18, 2024
- Replies: 0
Blogs Discussions
Formal Methods for High-Quality Protocol Verification
- Started by Peng Yu
- Jun 18, 2024
- Replies: 0
Blogs Discussions
Enhancing IC Reliability: Advanced Techniques in Design for Testability (DFT)
- Started by Peng Yu
- Sep 8, 2024
- Replies: 0
Blogs Discussions
Advanced Timing Signoff Techniques for Integrated Circuit Design
- Started by Peng Yu
- Oct 24, 2024
- Replies: 0
Blogs Discussions