Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

mapping JED fuse-list to JTAG\FPGM addresses

Status
Not open for further replies.

wheezer

Newbie level 2
Newbie level 2
Joined
Feb 25, 2005
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,312
Greetings,
Please forgive me if this is not the right forum for the following:

My goal is to write a program which will read a .JED file and program a CPLD via JTAG (using a pretty-fast/flexible digital IO board.) I [sort-off] understand the JTAG side, and I've written a JED-file parser, but am stuck mapping the [JED] fuse-list to JTAG\FPGM addresses. We're currently using XILINX JTAG programming software which produces a ".xbt" file, the contents of which suggest that the contiguous fuse-list is not mapped to a contiguous JTAG\FPGM address range. Assuming this is the case...

Q. How does the XILINX software determine what JTAG\FPGM address to map a fuse into? If this is available in the device's BSD[L] file, I missed it.

Cheers.

JED fuse-list info
L0000000 10000000 11000100 00000000 00000000 00000000 00000000 00000000 00000000*
L0000064 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0000128 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0000192 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0000256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0000320 00000000 00000000 00000000 00000000 00000000 01001100 00001000 01000000*

corresponding .XBT contents
.program a 0x0 d 0x0001020300000000
.program a 0x1 d 0x0000000000000000
.program a 0x2 d 0x0000000000000000
.program a 0x3 d 0x0000000000000000
.program a 0x4 d 0x0000000000000000
.program a 0x8 d 0x0000000003020100
 

Follow-up for posterity.

Found a CPLD-specific ".adr" file on the system running the XILINX-GUI. Apparently this file defines the successive addresses for CPLD.
The file begins as follows:
"
Valid address set for ????????
Date Generated : ??? ??? ?? ??:??:?? 1997
RCS: $Header: /devl/xcs/repo/env/Jobs/iMPACT/data/????????/????????.adr,v 1.1 ????/??/?? ??:??:?? bdai Exp $
Generated by hprep6
Version 1.00

MASK : FFh
ADDR : 0000 1000 2000 3000 4000 5000 6000 7000
0001 1001 2001 3001 4001 5001 6001 7001
0002 1002 2002 3002 4002 5002 6002 7002
0003 1003 2003 3003 4003 5003 6003 7003
0004 1004 2004 3004 4004 5004 6004 7004
0008 1008 2008 3008 4008 5008 6008 7008
0009 1009 2009 3009 4009 5009 6009 7009
000A 100A 200A 300A 400A 500A 600A 700A
000B 100B 200B 300B 400B 500B 600B 700B
MASK : 3Fh
ADDR : 000C 100C 200C 300C 400C 500C 600C 700C
0010 1010 2010 3010 4010 5010 6010 7010
0011 1011 2011 3011 4011 5011 6011 7011
0012 1012 2012 3012 4012 5012 6012 7012
0013 1013 2013 3013 4013 5013 6013 7013
0014 1014 2014 3014 4014 5014 6014 7014
"
Is MASK, here, related to the SMASK and MASK in Serial Vector Format (SVF) Files?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top