LVS nets issue

Status
Not open for further replies.

sleepy_shiba

Newbie
Joined
Aug 23, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
43
Hi ,

I have an internal avdd in my circuit, but even the layout is correct, the calibre lvs still show errors, as like my avdd is not connected to certain blocks.

I have done some experiments like : add a label of avdd, and here is the outcome.

and add the pin in schematic:

since after adding pins in schematic & layout will make LVS clean, I don't think the problem is my layout, does anyone know what might cause this issue?
any idea is appreciated!

Kalinda.
 

You can have connectivity mismatches in a perfect layout if
the lower level blocks or top level pins are not completely
defined. Mask layer correctness is necessary but not sufficient.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…