preethi19
Full Member level 5
Hi i did layout for many circuits in cadence and all seemed fine and passed LVS. I was able to run it many times. But recently wen i opened them all the layouts that once cleared the LVS is failing now. Netlists are failing to match. I closed everything and opened and tried again but still no luck. Can anyone pls tell me how to fix this?? Thank you!!!