LVDS<-> Single ended conv. vice versa using FPGA..

Thread starter jay_ec_engg
Start date Nov 19, 2004

Status: Not open for further replies.

Nov 19, 2004

jay_ec_engg

Full Member level 3

I found IBUF_LVDS and OBUF_LVDS primititives of xilinx can be used for LVDS to single ended conversion.... Is this possible with SPARTAN-3 devices.. ?? do anyone have application notes or idea about termination scheme for this implementation. ?

Which things are to be consider for this design..?
I am planing to use one SPRTAN-3 device for conversion only and other will work on 3.3V. is it possible to interface both??

Status: Not open for further replies.

Similar threads

L
FPGA details
- Started by Luosi
- Sep 10, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
G
can we design FPGA?
- Started by gary36
- Oct 29, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA implementation with xilinx zynq 7000 FPGA board
- Started by mhezekiel
- Jun 8, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Clock through fpga or not
- Started by neanton28
- Aug 16, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA LCD Text that changes depending on the mode
- Started by MICHIN
- Nov 12, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design

LVDS<-> Single ended conv. vice versa using FPGA..

jay_ec_engg

Full Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency