LUT RAMS--virtex4 how to implement

[chaitu2k]

ram_style=distributed

hi all

i want to implement 16 bit and 28 bit wide memory using LUT RAM...i dont want to use BLOCK RAM using core generator.....

can anyone tell me how or forward some document which gives an insight on how to do so...

cheers

 

[echo47]

Search the Xilinx Constraints Guide for RAM_STYLE DISTRIBUTED.

Here's a Verilog example:
reg [27:0] myram [0:15]; // synthesis attribute RAM_STYLE myram "DISTRIBUTED";

Good luck!

 

[vomit]

Just select the appropriate CoreGen module...

Distributed Memory v7.1

Data sheet: DS230 January 18, 2005

 

[preet]

hello,
u must see "xilinx language template" and there u find how to implement distributed RAM and BLOCK RAM