Non AMP

LUT for sine wave generator in verilog

Thread starter arishsu
Start date Oct 2, 2013

Status: Not open for further replies.

Oct 2, 2013

#1

A

arishsu

Member level 3

Hi
can anyone give the idea of the look up table verilog code for a sine wave generator?

Oct 3, 2013

#2

A

aruipksni

Full Member level 6

HAVE A LOOK HERE :
===============
https://myfpgablog.blogspot.co.il/2011/12/memory-initialization-methods.html

GOOD LOCK!!!

Status: Not open for further replies.

Similar threads

E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
I
1st order sigma delta output is wrong verilog Cadence
- Started by InvokeMeWell
- Nov 10, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which one should I learn today? Verilog or Systemverilog?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Is there anything that converts verilog to resistor, capacitor level design?
- Started by electronicslab
- Oct 27, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
R
[Moved]Verilog issue with output even though condition is met(dice game)
- Started by ralph_verilog
- Oct 21, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design