Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Lumped Port and PIN diode modelling in HFSS

Status
Not open for further replies.
V

vignesht1991

Newbie level 1
Newbie level 1
Joined
Aug 19, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
Substrate Face is in 54.53

but i got the results in 54.51 from the face ......

is it correct by assigning the Lumped Port in the 54.51 ?

and also some one tell me to model the pin diode to use the lumped RLC ?

while assigning Lumped RLC how to assign the RLC values and how to assign that line ?

please contact me at vignesht1991@gmail.com
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top