Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LTL Specification

DNAY

Newbie
Newbie level 2
Joined
May 16, 2024
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
Hello,

I´m trying to formalize some specification for defined problem using Linear temporal logic and i dont know why it is still not realizable. i´ve already performed so much modification but i dont get a good result.

I put here the 3 different way i´ve already tried


1. Once A is raised, it must remain high until A && B



G(F( A -> (A U (A && B))) && (G (A && B) -> (X(!A && !B))))



G(F( A -> (A U B)))



- arvalid starts as false: !arvalid

- arvalid becomes true, it remains true until B becomes true: G((A -> F B)

- While arvalid is true arready is false until B becomes true:G (A -> !B U B)

- After arready BECOMES TRUE arvalid becomes false: G ( B -> X !A ))



Combined LTL Formula



!A ∧ G((A -> F B) ∧ (A -> !B U B) ∧( B -> X !A ))
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top