Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Loopgain analysis of voltage doubler operated as regulator w/bang-bang feedback

Status
Not open for further replies.

celebrevida

Member level 2
Member level 2
Joined
Oct 25, 2016
Messages
47
Helped
0
Reputation
0
Reaction score
2
Trophy points
8
Activity points
524
I am designing the following circuit:
Screenshot 2022-07-12 182929.png


The voltage doubler is just the standard crossed couple voltage doubler.
The oscillator is just a ring oscillator with a NAND-gate to provide enable functionality.
I used a behavioral model for the schmitt trigger comparator.

I am able to get it to work in LTSpice and it seems to work fine.

However, how do I perform loopgain analysis to determine stability (phase margin) of this closed-loop system?

Unlike, say, an LDO regulator where you can break the loop and perform AC/LSTB analysis directly, I don't think you can do that with the bang-bang type feedback control.

So how do I approach this?

Thanks for any help!
 

Bang-bang (hysteresis) control loops tend to be inherently stable, so I'm not use what a loop analysis will tell you.

How does the hysteresis switch control the oscillator to vary the output voltage?
 

Bang-bang (hysteresis) control loops tend to be inherently stable, so I'm not use what a loop analysis will tell you.

How does the hysteresis switch control the oscillator to vary the output voltage?

The voltage doubler uses charge pump action to drive the Vo from Vdd to 2*Vdd. The pumping action is driven by the oscillator. When the oscillator stops running, Vo will slowly fall due to the Rload. To regulate Vo, we use the bang-bang feedback to turn the oscillator ON when below Vref and OFF when above Vref (including hysteresis).

As for bang-bang control loops being inherently stable, can elaborate or point me to papers on this?

Thanks.
 

As for bang-bang control loops being inherently stable, can elaborate or point me to papers on this?
Don't know of any but, since there is no inductance in the loop, there is nothing to sufficiently shift the phase of the feedback to make it unstable.
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top