Looking for tutorials for simulation, synthesis, layout in Alliance CAD

Status
Not open for further replies.
A

aashishedaboard

Newbie level 3
Joined
Aug 25, 2010
Messages
4
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
India
Visit site
Activity points
1,312
I want to use Alliance CAD.
I have the VHDL code(say)

Please tell me the steps (commands) for,
Simulation
Synthesis
Place and Route
Layout(Real) generation

I have done the above things using the MakeFile supplied with the alliance>tutorials
for that tutorial design, but now I want to do my own VHDL design.

Please help me, I am in a great need of it.
 

Re: Alliance CAD

you can try this link --> ALLIANCE - The addaccu tutorial


long back , we used this tool. but make sure your design is not too big.
I think there is a limitation in no.of transistors (not sure) in design.

All the best

-Nav
 

Attachments

  • allaince_ASIC_tut_start.pdf
    54.2 KB · Views: 219

I don't think you can use verilog with alliance cad tools. You can use some other verilog simulation software like icarus verilog simulator which is free.
If you do get a good tutorial for alliance cad tools please do let me know as well
 

Hi i am using alliance cad tool. I have a problem when i run s2r command and look at the cif file generated. It is generating nwell for vss as well and the poly even if it is an n channel device. any solution how to verify it. Im using the alliance version of alliance-5.0-20090901-i386-sl5soc.i386.tar.gz
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…