Non AMP

looking for 《Basic ESD and I/O Design》

Thread starter wj98765
Start date May 8, 2003

Status: Not open for further replies.

May 8, 2003

#1

W

wj98765

Junior Member level 2

looking for 《Basic ESD and I/O Design》

/ Warning #1 - Don't post same requst twice! www.elektroda.pl/eboard/viewtopic.php?t=48388

May 8, 2003

#2

Q

qlyus

Member level 1

You can find it at MCU: Home / ESD IO DESIGN

Status: Not open for further replies.

Similar threads

O
ESD
- Started by omar97
- May 31, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
E
Design approach for a interface mux
- Started by er.akhilkumar
- Jun 16, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
A
Counting floating point for FSM design in Verilog
- Started by aguntukbd
- Jun 12, 2024
- Replies: 28
ASIC Design Methodologies and Tools (Digital)
N
ESD.10g error in Cell in cadence layout
- Started by naqeeb93
- Oct 28, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
Q
Get Primetime global timing report (including WNS, TNS, and NUM) for reg2mem, reg2icg, in2cig, ...
- Started by quocviet19501
- Jun 25, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)