Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

logrithmic full-wave recitifier design with cmos

Status
Not open for further replies.

John Xu

Member level 3
Member level 3
Joined
Jul 22, 2005
Messages
59
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,938
Hi,
I want to design a power detector which can monitor the received signal power. I know one implementation is to use piece-wise linear proximation of the logarithm function by using a cascade of limiting amplifiers, which can be implemented with CMOS process.

If I don't want to use cascade of limiting amplifiers(which is too current consuming), I want to implement it just to detect the received input signal directly and logrithmic full-eave recitify and low-pass filter it to get the RMS power voltage. I have the difficullties in the logrithmic fuction implementations in cmos process.

Can any one have any good ideas?

Thanks in advance

Regards
John
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top