Logic analyzers for motherboard repairs

Similar threads

• P

  Implement carrier detection logic in FPGA

  • Started by pulkit.vlsi
  • Dec 26, 2022
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  User Testbench for Core1553BRT_APB in LiberoSoc

  • Started by Altair99
  • Sep 12, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• P

  FPGA jumping logic

  • Started by Potent_sorcerer
  • Apr 20, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• VHDL. rewrite FOR LOOP using FOR GENERATE

  • Started by 4pi
  • Oct 26, 2023
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  Create traffic light controller with ROM and basic logic components

  • Started by sajjad.hussain
  • Jun 28, 2022
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design