Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Lockup latch issue

Status
Not open for further replies.

promach

Advanced Member level 4
Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,202
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,318
Activity points
11,643
1. In https://vlsiuniverse.blogspot.com/2013/06/lockup-latches-soul-mate-of-scan-based.html , I am bit confused with the hold check and setup check waveform inside Figure 7

2. In https://www.design-reuse.com/articles/37956/lockup-elements-the-timing-perspective.html , how does lockup latch solve hold timing issue in Figures 1, 2 and 3 ? Note: I was reading in one other edaboard thread that says lockup latch adds a half clock cycle to the hold timing check path ?

unknown.png
unknown.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top