load design in verdi

Status
Not open for further replies.
I presume it supports mixed language HDL simulation as any other simulator, presumed it's covered by your license. Instantiation of Verilog modules in VHDL design and vice versa should be described in the manual.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…