level shifting Techniques in cmos circuits

Status
Not open for further replies.

rajesh13

Full Member level 2
Joined
Jul 7, 2004
Messages
125
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
Greater Noida, India
Activity points
1,209
Does any body give me some info about the different level shifting techniques used in cmos circuit. I am interested in High speed level shifters. Any paper or pdf file is welcome.

Thanks.
 

for high speed logic level shift, low2high and high2low, the top performer is the simple differential latch type, up to 1GHz+ over PVT. if u want to level shift from hstl, sstl, or other analog signals, plese use an analog comparator. there are plenty of patents on levelshifter, just go to patent office website and do a search on level shifter.
 

Can you be more specific.

Dumbfrog talked abt differential circuits

If yuo are doing single ended, what is the harm in just using a simple source follower. Of course, more distortion etc., but this will give you the best speed. Simplicity => speed
 

modern_analog said:
Can you be more specific.

Dumbfrog talked abt differential circuits

If yuo are doing single ended, what is the harm in just using a simple source follower. Of course, more distortion etc., but this will give you the best speed. Simplicity => speed

can you give me scheme/details of this.
 

I think u must be more specific about your application I know 3 type of level shifters:
1. in analog/continous ckts. like opamps, Some thing like source follower is used, they can be in isolated tub for more linearity but there is dangerous: instability or lower phase margin which means lower cut off frequency.
2. in DSM proceses, u need some method to shift low voltage signals of the core before sending them to the output and vice versa. in this case a differential crossed pair PMOS is conventional.
3. in power management HVICs with high side driver abilitym there is a need for high speed, high voltage, low loss and Common mode noise tolerant for ON/OFF signal shifting to the high voltage part of the IC; in this case differential pulse generators and RS flip-flop are used and are very conventional.

BEST!
 

Are you reffering to IOs that are 3.3V down shifting to 1.8V for example?
 

Are you reffering to IOs that are 3.3V down shifting to 1.8V for example?

I'm interested in those level shifters. Where can I get more information?
 

pantic said:
Are you reffering to IOs that are 3.3V down shifting to 1.8V for example?

I'm interested in those level shifters. Where can I get more information?

u don't need a special levelshifter from 3.3V down to 1.8V
just connect the first inverter to 3.3V and the one that follow with 1.8V, you will get the 3.3V to 1.8V
(oops.....me bad....forgot to mention....both 3.3V and 1.8V inverter are 3.3V devices. ie 0.35um for both 3.3V and 1.8V inverter)

u only need a level shifter from low voltage to high voltage
 

"
u don't need a special levelshifter from 3.3V down to 1.8V
just connect the first inverter to 3.3V and the one that follow with 1.8V, you will get the 3.3V to 1.8V

u only need a level shifter from low voltage to high voltage"

Why canot I do in viceversa..
Connect the first inverter to 1.8V and the second to 3.3V, assuming 3.3V MOSes are available..
 


In general, the spec for 3.3V standard's power supply range is from 3.0V to 3.6. The deisgner usually design the trigger point at 1/2 the supply voltage, 1.5V~1.8V. Do you think u have enough margin to turn the 3.3V stage on with 1.8V, the spec range from 1.65 to 1.95V for the 1.8V device.

Just a suggestion: please read the JDEC spec before u design anything.
 

u don't need a special levelshifter from 3.3V down to 1.8V
just connect the first inverter to 3.3V and the one that follow with 1.8V, you will get the 3.3V to 1.8V

u only need a level shifter from low voltage to high voltage

And what can I do if I don't have 1.8 V available? I mean, I want to obtain 1.8 V from a 3.3 V source. What can I do then?
Thanks
 

When shifting from 3.3V down to 1.8V you should not just connect the 3.3V invertor output to a 1.8V invertor input. The reason for this is the 1.8V circuitry uses thinner gate oxide which has a lower breakdown voltage and what is referred to as Charge to Breakdown. The oxide is guaranteed at the max of the 1.8V supply (typically +10%). The max of the 3.3V supply (typically 3.6V) would overstress the 1.8V input gates.
The best way to do this is use a hybrid low voltage invertor where there are two nmos pull down transistors which a 3.3V type gate oxides. These take the "out" and "(not)out" from the 3.3V invertor and pull down or not a pair of pmos 1.8V transistors (connected to 1.8V) connected as a latch.
This way guarantees no over stressing. I would attach a picture but have not worked out how to that yet !
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…