IADanilov
Member level 3
![Member level 3](/styles/images/ranks/dlevel3.gif)
- Joined
- Mar 21, 2008
- Messages
- 54
- Helped
- 5
- Reputation
- 10
- Reaction score
- 4
- Trophy points
- 1,288
- Location
- Moscow, Russia
- Activity points
- 1,707
I'm designing level shifter from 1.0 V to 3.3 V in 65 nm CMOS process. I have tuned and simulated various types of circuits with zero static power consumption. But all of them have maximum operating frequency below ~200-300 MHz. Is it even possible to design a circuit with zero static power consumption which can operate at least at 500 MHz?