Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LEC sequential optimization

Q

Qwerty112233

Member level 2
Member level 2
Joined
May 21, 2021
Messages
43
Helped
1
Reputation
2
Reaction score
3
Trophy points
8
Activity points
368
Is it necessary to have sequential optimization turned on in synthesis to pass LEC? Or its just runtime tradeoff?
--- Updated ---

Also , is it possible to run LEC on RTL with empty modules that we delete in back end?

Incoming RTL has empty modules for god knows why - and i delete those in my back end synthesis flow to cleanly run it. How will the LEC work out?
 
Last edited:

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top