Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Leakage current in MOSFET

Status
Not open for further replies.

Jushoraj

Member level 1
Member level 1
Joined
May 22, 2012
Messages
34
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Bangalore
Activity points
1,548
Is there any leakage current in mosfet and how it occur?
 


1. Leakage through gate oxide
Upto what extent i can decrease/increase my oxide thickness . if i make it thicker , electric field penetration would be less . but if i make it thin , leakage current incs. how to come up with right area of oxide . Using 90nm technology.
 
I dont think you can play with oxide thickness. Normally you will get low leakage devices. Anyone, correct me if I am wrong!
 

At 90 nm, reverse bulk diode biasing will reduce leakage during standby modes. Obvious other alternative is to power gate circuits not in active clocking. You can also employ dual threshold process option. Low threshold devices for speed, higher threshold for low leakage. You can combine the later two to transfer high speed memory to low leakage memory backup during standby and restore upon wake up.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top