Hi,
Can anyone help me with the verilog code of leading zero anticipator. Its working seems a little tricky! Any sort of help will be appreciated... Thanks
not sure if the below is what you need, but it's tricky ... and quite fast;
in general - a '1' at position 'i' in input vector sets '1' at position
'i' in output vector and resets all output bits below 'i';