LDPC decoder architecture

Status
Not open for further replies.
M

muralinelavalli

Junior Member level 1
Joined
Feb 19, 2007
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,353
hi
i need an efficient LDPC decoder architecture to model in an verilog
can any explain about bp algorithm in ldpc decoding
and how to generate H matrix


thanks in advance
 

hello
you can see a labview implementation
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…