LDO Toplogy with NMOS pass device

Status
Not open for further replies.
S

shico90

Junior Member level 2
Joined
Apr 7, 2011
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,418
Hello, I read that using NMOS pass device with NMOS mirror load for the OTA will give high PSRR at DC and it's equal to GmRoa*gmro. I'm asking how did I manage to get a gain from the NMOS transistor also I'm using it as source follower?
 

The second gm would be pretty low I expect, and make
output stage gain sub-unity. It would not be the classical
common-source gm because the output device is not
operating common-source. It would be a derived gm
like (dIs/dVgg) in the real configuration. The load resistor
degenerates that gm to varying degree and gm ends up
looking like (Vg-VT)/RL more or less in the output FET.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…