LDO at no load condition

Status
Not open for further replies.
S

Shrouk Shafie

Newbie level 4
Joined
Oct 3, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,330
Hi all ,
Am designing a cap-less LDO/

While simulating at no load, stability of the circuit went totally loose. Although it is stable at any other load. Does anyone have an idea how to deal with this ?
Should I use a certain compensation scheme for the OTA, although it has enough phase margin ?!

Thanks in advance.
 

You might instead assert a minimum load, or set values for
the feedback divider network that impose a minimum load
current. Or make the output stage more like Class AB, with
a "braking" NMOSFET. Any of these will limit how high the
output impedance, and how low-frequency the output pole
can be.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…