Non AMP

LDD in lower technology

Thread starter Anand Cool B
Start date Aug 20, 2015

Status: Not open for further replies.

Aug 20, 2015

#1

A

Anand Cool B

Member level 2

Hello all
Can anyone explain me why LDD is not used in lower technologies for hot electron effects.What is the alternative for this in lower nodes.

Status: Not open for further replies.

Similar threads

P
How does lower technology affects PPA, routing and congestion ? And how does multi patterning affects routing and congestion ?
- Started by porki_huccha_venkat
- Nov 30, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
S
How the intial utilisation is decided at PD stage. Why can’t we go with lower utilisation like 20% 30% ? Is it tech node dependent?
- Started by smdaazz
- Oct 8, 2023
- Replies: 10
ASIC Design Methodologies and Tools (Digital)
L
setup violation in slow corner and hold violation in fast corner in the same path
- Started by linlinlin38
- Sep 29, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
G
What are different layer optimization techniques in VLSI for lower nodes?
- Started by Girija_123
- Aug 12, 2022
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
T
DRAM simulation in DSCH2
- Started by tr123
- Jul 17, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)