Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

layer generation in the full chip without DRC error

Status
Not open for further replies.

hunhong

Newbie
Newbie level 1
Joined
Jan 5, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
Hello, I'm a RF circuit engineer in the fabless startup company.

I design the Wireless wifi chip using the TSMC 40nm RF fab.
I want to reduce the substrate noise coupling from PA - VCO & SoC - RF.
For that reason, I want to insert the low doping layer(NT_N @Tsmc40nm) in the full chip area.
How to insert this layer automatically avoiding Active area and DRC error.

Thank you.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top