Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Layer definitions for TSMC 350n

Status
Not open for further replies.

dreamyboy_999

Member level 2
Member level 2
Joined
Mar 1, 2014
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
414
Can anyone tell me the definition (and use) of these layers in TSMC 350 nm process? N3V,Wellbody,DIFF
 

I don't know the TSMC 350nm PDK, but from these layer names I'd guess:

DIFF: Active Area, i.e. the etched area where diffusions (or implants, nowadays) may penetrate into silicon
N3V: N implant for the 3V-NMOS transistors, usually into P bulk silicon
Wellbody: deep NWell implant into P bulk silicon, building the N body (or Nwell) for PMOS transistors
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top