Non AMP

layer and via characteristics

Thread starter manikanta.9332
Start date Feb 23, 2013

Status: Not open for further replies.

Feb 23, 2013

#1

M

manikanta.9332

Member level 3

Hai,

what is the designation of layer & Via ?

Thanks....

Feb 25, 2013

#2

S

sivamani

Full Member level 6

You can simply call L1,L2 for layer names and for vias just name it as Via_thru or blind or buried_Padsize_drill size

Status: Not open for further replies.

Similar threads

S
Layers for blocking and exclusion metal, via, and slt in TSMC and UMC
- Started by sasan.nike
- Jun 21, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
S
How to plot C-V characteristics of NMOS transistor in simulators
- Started by sruthy17
- Aug 30, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
A
Input and output delays for a fully combinational path
- Started by ahmadhouraniah
- Dec 5, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
F
JTAG TDI and TDO pins and its relation with Si and So pins
- Started by fragnen
- May 24, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
F
data bus width difference between processor and memory
- Started by fragnen
- Oct 14, 2024
- Replies: 11
ASIC Design Methodologies and Tools (Digital)