Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ladder with verilogams

Status
Not open for further replies.

scoobydoo

Newbie level 4
Newbie level 4
Joined
Apr 18, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,338
adder with verilogams

hey all

i have programmed a fulladder with verilogams by implementing its truth table
and using the transition. The truth table assigns the values to "sum" and "carry" and finally the transistion function is used as follows
V(sumout) <+ transition (sum, td, td)
V(carryout) <+ transition (carry, td, td).

this full adder was wired to a 4bit carry ripple adder.
for constant input voltages summing is working fine but as far as i´m using pulses at the input i´m receiving spikes?
what could that be and what could i do to prevent that?

regards scoobydoo
 
Last edited:

You're problem is probably not coming from the "transition" function, but from the calculation of "sum" and "carry".
You should try to check the detection command (always @.....) used.
There are few information in your post, but I think that
- you have a detection on the edge of each of the input
- due to this when using pulses the numeric value of "sum" and "carry" take intermediate values
- those values are presented on the output through the transition
If so, try to check the condition of calculation of the signals.
An other solution, is to increase the transition time (second td parameter of the function) so that the spikes do not appear anymore.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top