Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

L6562 TM mode PFC IC with current sense voltage clamped?

Status
Not open for further replies.

eem2am

Banned
Advanced Member level 4
Joined
Jun 22, 2008
Messages
1,179
Helped
37
Reputation
74
Reaction score
24
Trophy points
1,318
Activity points
0
Looking at fig 12 , page 6, of the L6562 TM Mode PFC IC datasheet, its obvious that the "ideal" of having the peak switch current proportional to the rectified line voltage is not important ?

...it shows that at high values of Vcomp (heavy load), the current sense limit "flat tops" (stops going up)

...this means that one actually sees a constant peak current for much of the mains cycle.

...does anyone know why this is?
-it seems against the requirement for high power factor.


L6562 DATASHEET:
https://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003316.pdf
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top