Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Kickback noise reduction for comparator using buffer op amp

Status
Not open for further replies.

analog_ant

Newbie
Newbie level 3
Joined
Feb 23, 2023
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
51
I am comparing a voltage reference with an input signal in a clocked comparator. I was facing issue of kickback noise of comparator affecting the voltage reference signal. To shield the reference voltage, I placed a unity gain buffer op amp with its input being set to vref and output going to the comparator input. While the buffer helps in reducing the kickback ripple at Vref, the buffer output now has more kickback noise. What can I do now ? I can't change the design of the comparator?
 

Hi,

simplest method: use a capacitor to stabilize VRef at the comparator.

For more detailed answers, please show schematic and PCB layout.

Klaus
 
  • Like
Reactions: mospet

    mospet

    Points: 2
    Helpful Answer Positive Rating
I have played with this recently, seeing the same thing. Found that buffering adds delay and only moves the kickback bounce to the buffer output, which can ruin effective Vio if the two inputs "kick" against discrepant source impedances.

You might find useful cues / clues in niches like ADC input drivers for sampling type ADC front ends, the same interests apply and those guys have plowed the road out past GSPS.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top