Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

jtag boundary scan testbench

Status
Not open for further replies.
P

proton

Member level 3
Member level 3
Joined
May 31, 2001
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
453
Hi,
to simulate my standard cell design I need a jtag test bench, with
VERILOG output. does someone has something to suggest ?
thx
proton
 

jtag test bench

hia..

insuffecient details...
where you trying to feed the chain models?.
Standalone?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top