Non AMP

joint turbo and ldpc decoder

Thread starter srikanthjoshi
Start date Jan 7, 2013

Status: Not open for further replies.

Jan 7, 2013

#1

S

srikanthjoshi

Newbie level 4

hi frens i need verilog code for implementation of max* operator for turbo and ldpc decoders can anyone help me pls its urgent....

Jan 8, 2013

#2

N

naught

Member level 3

try https://opencores.org/
you might find some IPcores useful there.

Status: Not open for further replies.

Similar threads

K
[SOLVED] Why is the Row Decoder in SRAM Designed with Full Custom Digital Flow?
- Started by kungchuking
- Nov 26, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
A
Input and output delays for a fully combinational path
- Started by ahmadhouraniah
- Dec 5, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
F
JTAG TDI and TDO pins and its relation with Si and So pins
- Started by fragnen
- May 24, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
F
data bus width difference between processor and memory
- Started by fragnen
- Oct 14, 2024
- Replies: 11
ASIC Design Methodologies and Tools (Digital)
K
[SOLVED] SRAM arbitration between AHB and another interface
- Started by keyboardcowboy
- Jul 23, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)