Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

jitter tolerance simulation setup

Status
Not open for further replies.
K

kkliaw

Newbie level 3
Newbie level 3
Joined
Jul 13, 2008
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,298
jitter tolerance simulation

Hi,

Currently, i am setting up the jitter tolerance simulation by injecting the sinusoid jitter at certain frequency with varying jitter amplitude. It will then be repeated for different jitter frequency in the transient run. May i know how long i need to simulate so that i can make sure my chip is tolerant to jitter up to BER=10^-12?

rgds,
kkliaw
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top