Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Jitter by integrating phase noise

vlsi_design2

Member level 1
Member level 1
Joined
Nov 30, 2014
Messages
41
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,610
Hi,
1) I simulated the phase noise of LC VCO at 5GHz in cadence and integrated from fl=10Hz to fh= 2.5GHz to get jitter as follows
Jc=1/(2*pi*fc)sqrt(2*integ(10^PN/10) from fl to fh)

I find it to be 960ps!!
I tried to compare with time average Jc and interated from fl=10Hz to fh=2.5GHz using cadence direct plot and I can see only 6.7f

How do I get it from phase noise skirt?

2) Also, since phase noise theoretically is boundless and becomes infinite at 0Hz, integrating it will also give boundless value. Is it equivalent to saying that accumulation jitter is also boundless?
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top